

Periodic Table

Atomic number, Symbol, Atomic weight, Metal, Semimetal, nonmetal

1 H 1.008																	2 He 4.003																
3 Li 6.941	4 Be 9.012											5 B 10.81	6 C 12.01	7 N 14.01	8 O 16.00	9 F 19.00	10 Ne 20.18																
11 Na 22.99	12 Mg 24.31											13 Al 26.98	14 Si 28.09	15 P 30.97	16 S 32.07	17 Cl 35.45	18 Ar 39.95																
19 K 39.10	20 Ca 40.08	21 Sc 44.96	22 Ti 47.88	23 V 50.94	24 Cr 52.00	25 Mn 54.94	26 Fe 55.85	27 Co 58.93	28 Ni 58.69	29 Cu 63.55	30 Zn 65.38	31 Ga 69.72	32 Ge 72.61	33 As 74.92	34 Se 78.96	35 Br 79.90	36 Kr 83.80																
37 Rb 85.47	38 Sr 87.62	39 Y 88.91	40 Zr 91.22	41 Nb 92.91	42 Mo 95.94	43 Tc 98.91	44 Ru 101.1	45 Rh 102.9	46 Pd 106.4	47 Ag 107.9	48 Cd 112.4	49 In 114.8	50 Sn 118.7	51 Sb 121.8	52 Te 127.6	53 I 126.9	54 Xe 131.3																
55 Cs 132.9	56 Ba 137.3	57 La 138.9	58 Ce 140.1	59 Pr 140.9	60 Nd 145.0	61 Pm 144.9	62 Sm 150.4	63 Eu 151.9	64 Gd 157.3	65 Tb 158.9	66 Dy 162.5	67 Ho 164.9	68 Er 167.3	69 Tm 168.9	70 Yb 173.0	71 Lu 174.9	72 Hf 178.5	73 Ta 180.9	74 W 183.8	75 Re 186.2	76 Os 190.2	77 Ir 192.2	78 Pt 195.1	79 Au 197.0	80 Hg 200.6	81 Tl 204.4	82 Pb 207.2	83 Bi 208.9	84 Po 209	85 At 210	86 Rn 222		
87 Fr 223.0	88 Ra 226.0	89 Ac 227.0	90 Th 232.0	91 Pa 231.0	92 U 238.0	93 Np 237.0	94 Pu 244.0	95 Am 243.0	96 Cm 247.0	97 Bk 247.0	98 Cf 251.0	99 Es 252.0	100 Fm 257.0	101 Md 258.0	102 No 259.0	103 Uuo 289.0	104 Uuq 288.0	105 Uup 287.0	106 Uuh 285.0	107 Uus 283.0	108 Uuo 281.0	109 Uuu 278.0	110 Uub 276.0	111 Uut 274.0	112 Uuq 272.0	113 Uup 271.0	114 Uuh 270.0	115 Uus 269.0	116 Uuo 268.0	117 Uue 268.0	118 Uuo 268.0	119 Uuo 268.0	120 Uuo 268.0

SIMPLE COLOURED IONS IN SOLUTIONS

Blue :- Cu^{2+} Green :- Fe^{2+} , MnO_4^{2-} , Cr^{3+} , Ni^{2+} , $\text{Fe}(\text{CN})_6^{4-}$, Fe^{3+}
 Pink :- CO_3^{2-} , Mn^{2+} , Purple :- MnO_4^- , Orange Red :- $\text{Cr}_2\text{O}_7^{2-}$

N.B. : Coloured ions are best seen in dilute solutions. Yellow colour is often observed in conc. HCl and aquaregia solutions.

Strength of some common Acids and of Ammonium Hydroxide

	APPROXIMATE			Vol. required to make 1 litre N (app) Soln.
	Sq. Gr.	% by wt.	Normality	
Acetic acid, glacial	1.05	99.5	17.4	58 c.c.
Hydrochloric acid	1.18	35.0	11.3	89 "
Nitric acid	1.42	69.8	16.0	63 "
Phosphoric acid	1.69	85.0	14.7	23 "
Sulphuric acid	1.84	96.0	36.0	28 "
Ammonium Hydroxid	0.90	27 (NH ₃)	14.3	71 "

Some common Laboratory Reagents
 Dilute solution of acid and alkalis

Reagent	Normality	Amount per litre
Acetic acid	5	285 gms
Hydrochloric acid	5	480 gms
Nitric acid	5	310 gms
Sulphuric acid	5	140 gms
Ammonium hydroxide	5	338 gms
Potassium hydroxide	5	310 gms
Sodium hydroxide	5	220 gms

Course Objectives:

This course equips students to grasp the VHDL programming language, navigate the Xilinx ISE design suite, and simulate digital circuits within the ISE environment, fostering a comprehensive understanding of digital circuit design and implementation.

Course Outcome:

On completion of the course, students will be able to:

PCC-CS492.1	Apply modern development tools to design complex digital circuits
PCC-CS492.2	Analyze syntax and behavior of the VHDL
PCC-CS492.3	Develop the combinational and sequential logic circuits using VHDL
PCC-CS492.4	Design simple ALU and CPU using VHDL

blue litmus paper turns red at an acidic pH of about 8. Neither changes colour if the pH is nearly neutral. Litmus is an organic compound derived from lichens.
 Phenolphthalein is also a common indicator, being colourless in solution at pH below 8 and turning pink for pH above.



Name of the Program: <i>Information Technology</i>	Course Code:
Semester:	Course Name:
Name of the student:	University roll no:
Name of the Experiment:	
Objective of the Experiment:	
Date of the Experiment:	

Quality/ Score \longrightarrow	Excellent (4)	Good (3)	Fair (2)	Poor (1)	
Objective/ Criteria \Downarrow					
Lab participation (Lab technique /subject knowledge / contribution)					
Lab Report (Diagram/ Calculation/ Graph/ QA)					
Execution & Debugging (Usage of tools)					
Discipline in Lab (Discipline/ <i>Conventional Cleanliness/</i> <i>arranging after experiment)</i>					
Lab performance based Viva Voce					
Total Marks (out of 20)					/ 20
Remarks (if any)					
Signature of the faculty with date					




Fig: Circuit Diagram.

Topic: Experiment-1.1

PIONEER®

Page: / /

Date: / /

Objective: Implementation of OR Gate using VHDL.

Truth Table:

Inputs		Output
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

VHDL Source Code:

```

library IEEE;
use IEEE.std_logic_1164.all;
entity orGate is
    port (A: in std_logic;
          B: in std_logic;
          Y: out std_logic);
end orGate;
architecture orlogic of orGate is
begin
    Y <= A OR B;
end orlogic;

```

Topic :

VHDL Test Bench Code :

```

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY TESTORGATE IS
END TESTORGATE;
ARCHITECTURE behavior OF TESTORGATE IS
    COMPONENT ORGATE
    PORT(
        A : IN std_logic;
        B : IN std_logic;
        Y : OUT std_logic);
    END COMPONENT;
    signal A : std_logic := '0';
    signal B : std_logic := '0';
    signal Y : std_logic;
    BEGIN
        uut: ORGATE PORT MAP(
            A => A, B => B, Y => Y);
        stim_proc: process
        begin
            A <= '0'; B <= '0'; wait for 100 ns;
            A <= '0'; B <= '1'; wait for 100 ns;
            A <= '1'; B <= '0'; wait for 100 ns;
            A <= '1'; B <= '1'; wait for 100 ns;
            wait; end process;
    END;

```




Fig: Test Bench Waveform.

Objective: Implementation of AND gate using VHDL.
Truth Table:

Inputs		Output
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1




Fig: Circuit Diagram.

VHDL Source Code:

```

library IEEE;
use IEEE.std_logic_1164.all;
entity andGate is
    port (A: in std_logic;
          B: in std_logic;
          Y: out std_logic);
end andGate;
architecture andLogic of andGate is
begin
    Y <= A AND B;
end andLogic;

```

VHDL Test Bench Code: LIBRARY ieee;
 USE ieee.std_logic_1164.ALL;

Topic :

ENTITY TESTANDGATE IS

END TESTANDGATE;

ARCHITECTURE behavior OF TESTANDGATE IS

COMPONENT ANDGATE

PORT (A : IN std_logic; B : IN std_logic;
Y : OUT std_logic);

END COMPONENT;

Signal A : std_logic := '0';

Signal B : std_logic := '0';

Signal Y : std_logic;

BEGIN

ut : ANDGATE PORT MAP (

A => A, B => B, Y => Y);

stim_proc : process.

begin

wait for 100 ns;

A <= '0'; B <= '0'; wait for 100 ns;

A <= '0'; B <= '1'; wait for 100 ns;

A <= '1'; B <= '0'; wait for 100 ns;

A <= '1'; B <= '1'; wait for 100 ns;

wait;

end process;

END;

Test Bench Waveform:




Fig: Test Bench Waveform.




Fig: Circuit Diagram.

Topic: Experiment - 1.3

PIONEER®

Page:

Date: / /

Objective: Implementation of NOT Gate using VHDL.

Truth Table:

Inputs	Output
A	Y
0	1
1	0

VHDL Source Code:

```

library IEEE;
use IEEE.std_logic_1164.all;
entity notGate is
    port (A: in std_logic;
          Y: out std_logic);
end notGate;
architecture notLogic of notGate is
begin
    Y <= NOT A;
end notLogic;

```

VHDL Test Bench Code:

```

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY TESTNOT IS
END TESTNOT;
ARCHITECTURE behavior OF TESTNOT IS
COMPONENT NOTGATE

```




Fig: Test Bench Waveform.

```

PORT ( A : IN std_logic ;
      Y : OUT std_logic );
END COMPONENT ;
signal A : std_logic := '0';
signal Y : std_logic ;
BEGIN
    uut : NOTGATE PORT MAP (
        # A => A, Y => Y );
    stim_proc : process
    begin
        wait for 100 ns ;
        A <= '0' ; wait for 100 ns ;
        A <= '1' ;
        wait ;
    end process ;
END ;

```